photo

Eldin Ramic


Last seen: 13 days 前 |  自 2023 起处于活动状态

Followers: 0   Following: 0

统计学

  • Thankful Level 1

查看徽章

Feeds

排序方式:

提问


is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...

9 months 前 | 0 个回答 | 0

0

个回答

提问


How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...

9 months 前 | 2 个回答 | 0

2

个回答