Feeds
提问
is it possible to prevent the compiler from using variables in generated VHDL code?
Hi, is it possible to prevent the compiler from using the datatype "variable" in generated VHDL code? As it is an essential rul...
2 years 前 | 0 个回答 | 0
0
个回答提问
How do i define an array as a HDL input?
Hi, I want to use an array as an input type in my HDL model, e.g [uint8; uint8], but the following error is generated: Expre...
2 years 前 | 2 个回答 | 0
