Gunjan Upadhyay

Last seen: 3 years 前 | 自 2021 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

Is it possible to generate DPI model of PLL Testbench block and use it inside SystemVerilog/UVM testbench?
I have an UVM testbench and I am trying to measure PLL performance like mean frequency error compared to target frequency, settl...

3 years 前 | 1 个回答 | 0

1

个回答