Feeds
提问
FPGA Capture capturing only few samples and repeating them continuously
Hello everyone, I’ve been working on a design in Simulink using HDL Coder. The design includes a counter, which I’ve set as a t...
12 months 前 | 0 个回答 | 0
0
个回答提问
Using std_logic_vector(0 downto 0) in HDL Coder
Hi, Community: I am developing some HDL Coder blocks and I am facing some limitations of the automatic translation. My translat...
4 years 前 | 1 个回答 | 0
