Feeds
提问
Buffer and enable in simulink
Put buffer block and enable in a subsystem. Suppose step = 1, buffersize = 9 and enable signal is effective in 1.5s ~ 9.5s. So I...
13 years 前 | 0 个回答 | 0
0
个回答提问
How to build a simulink model which can generate HDL coder to resize images or videos?
I want to resize images or videos by FPGA. I only know the resize block but it cannot generate HDL code. Anybody can teach me or...
13 years 前 | 4 个回答 | 0
4
个回答提问
The demo of hdlcoder_sobel_serial_eml.mdl
In the sobel_edge_eml of sobel_edge_hardware of hdlcoder_sobel_serial_eml.mdl, there are three inputs u, thresh and C in the fun...
13 years 前 | 1 个回答 | 0