Julien

Last seen: 4 months 前 | 自 2024 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

Can you use switches as inputs in a design tested with FPGA-in-the-Loop simulation? (on a Zedboard)
Hello, I am currently testing the abilities of the HDL Verifier Toolbox. I tried the FIL simulation with a design and it works....

4 months 前 | 1 个回答 | 0

1

个回答

提问

HDL Verifier "Verify HDL Module with MATLAB Test Bench" Tutorial: Cannot find example code from Tutorial.
Hello, I tried to do the "Verify HDL Module with MATLAB Test Bench" Tutorial for the HDL Verifier add-on. In the "Set up Tutoria...

5 months 前 | 1 个回答 | 0

1

个回答