Feeds
提问
HDL Coder generates 'real' types - how to prevent that
Hello, I am generating a large system into VHDL code using the HDL Coder. A lot of the signal types are inherited or allows M...
13 years 前 | 2 个回答 | 0
2
个回答提问
Unit Delay can't resolve discrete time
Hello, All my unit delay blocks in my current model is getting this error when I run the HDL coder: "Cannot find valid sam...
13 years 前 | 1 个回答 | 0
1
个回答提问
Simulink to VHDL using VHDL Coder but "Data Type Conversion" blocks don't compile
Hello, I have a simulink model that compiles and runs perfectly fine in Simulink. The model has several Data Type Conversion ...
13 years 前 | 2 个回答 | 0
2
个回答提问
Simulink 'x' bit shifter - serial to parallel
Hello, My inputs into my model all come from I/O pins serially. Therefore, I need to create a serial to parallel block to be ...
13 years 前 | 1 个回答 | 0
1
个回答提问
Tolerances on Simulink Blocks
I want to be able to specify exact tolerances on Simulink Blocks. I want to be able to specify more than just the min/max. I nee...
13 years 前 | 1 个回答 | 0
1
个回答提问
Simulink Fixed Point Advisor
I recently got Simulink fixed point toolbox and I opened up my project and it opened fine the first time. I did a couple changes...
13 years 前 | 1 个回答 | 0