Feeds
提问
scalarize vector ports in generation vhdl code with hdl coder
I try to implement median filter in FPGA with matlab, but in the step ''verify with cosimulation" i got that error "vector port ...
2 years 前 | 1 个回答 | 0
1
个回答提问
implementation of median filtre on FPGA ?
Hi everyone, I want to design the median filter on FPGA. I got the output for median filter in matlab and also in matlab simulin...
2 years 前 | 1 个回答 | 0
