Yeung Pok Nga

Last seen: 4 months 前 | 自 2023 起处于活动状态

Followers: 0 Following: 0

提问

Relationship between FPGA Sample Frequency, FPGA Clock Frequency, Simulink Solver Rate and Oversampling Factor
Hi, I have a generator controller model in Simulink, I'm hoping to have it deployed on Speedgoat (IO334-325k) and use it to run ...

5 months 前 | 1 个回答 | 0

个回答

提问

HDL Coder Vivado timing report shows infinite slack
I'm using HDL coder to deploy a controller model in simulink onto Speedgoat FPGA, at the build bitstream stage i get a message s...

7 months 前 | 1 个回答 | 0

个回答

提问

HDL Coder timing report shows a different negative slack when building the exact model twice
I'm using HDL coder to deploy a controller model i have onto Speedgoat FPGA. I'm using Vivado as the compiler and the fpga manuf...

7 months 前 | 1 个回答 | 0

个回答

提问

HDL Coder, Assertion failed: B:\matlab\src\cgir_hdl\dom_pir_core\dutinfo.cpp:101:portIdx < m_inportMap.size()
I have a HDL Coder Simulink Model in R2021a. The model consists of a generator and a controller. I'm trying to convert the contr...

1 year 前 | 1 个回答 | 0

个回答