Shalini

Last seen: 6 months 前 | 自 2024 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

FPGA-in-the-Loop(FIL) validation fails when FPGA board is included in the test using board IP address
I have created a custom board for SP701 FPGA. FIL validation without including board was successful but when the board is includ...

7 months 前 | 1 个回答 | 0

1

个回答

提问

FPGA Turnkey doesn't update Xilinx Vivado as synthesis tool even after setting tool path
I have created a custom board for SP701 FPGA. I'm trying to use Vivado as synthesis tool for FPGA turnkey workflow. But I'm gett...

7 months 前 | 1 个回答 | 0

1

个回答

提问

Auto code generation in matlab simulink for TI2838x board choosing Cortex-M4 as processor and flashing it using CCS
I have created a simple simulink model to send data via ethernet-udp. I need to generate a CCS project file for this model. I ch...

9 months 前 | 0 个回答 | 0

0

个回答