Kyle

Last seen: 3 months 前 | 自 2024 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

Verilog RTL Verification by Simulink without FPGA Board. Possible?
Hi all, Seeking for you advise if I want to use simulink to do UVM for RTL Verilog verification. I have seen this from Matlab ...

3 months 前 | 1 个回答 | 0

1

个回答

提问

Verilog Verification by using UVM without FPGA Circuit Board. Possible?
Hi all, Seeking for you advise if I want to use simulink to do UVM for RTL Verilog verification. I have seen this from Matlab ...

3 months 前 | 1 个回答 | 0

1

个回答