Peter

Last seen: 4 months 前 | 自 2016 起处于活动状态

Followers: 0 Following: 0

消息

FPGA developer

统计学

查看徽章

Feeds

All (2)
MATLAB Answers (2)

提问

Xilinx System Generator asymmetric FIFO
Hello! Give me a way how to make asymmetric FIFO (defferent input and output data width) in Xilinx System Generator? Thank you...

9 years 前 | 0 个回答 | 0

0

个回答

提问

KC705 and FMCOMMS1 RevB/C + SDR Simulink(Matlab)
Hello, Please point me to any reference design for SDR Simulink on KC705 + FMCOMM1. I found description for ZC706 + FMCOMMS1 R...

10 years 前 | 0 个回答 | 0

0

个回答