photo

User_Hos


Last seen: 2 months 前 自 2025 起处于活动状态

Followers: 0   Following: 0

统计学

MATLAB Answers

4 个提问
2 个回答

排名
23,755
of 302,083

声誉
1

贡献数
4 个提问
2 个回答

回答接受率
50.0%

收到投票数
0

排名
 of 21,533

声誉
N/A

平均
0.00

贡献数
0 文件

下载次数
0

ALL TIME 下载次数
0

排名

of 178,716

贡献数
0 个问题
0 个答案

评分
0

徽章数量
0

贡献数
0 帖子

贡献数
0 公开的 个频道

平均

贡献数
0 个亮点

平均赞数

  • Thankful Level 1

查看徽章

Feeds

排序方式:

提问


DVB-S2 HDL Receiver: frequency synchronization does not working properly
Hi everyone, I am trying to run the standard "DVB-S2 HDL Receiver" example from the Satellite Communications Toolbox. I am usin...

2 months 前 | 0 个回答 | 0

0

个回答

已回答
How we can build the Xilinx Zynq-Based Radio Linux image for a custom board + FMCOMMS2/3 ?
Can anyone help me, please? To simplify the process, I suggest starting with treating the ZCU102 as a custom board. Addition...

7 months 前 | 0

提问


How we can build the Xilinx Zynq-Based Radio Linux image for a custom board + FMCOMMS2/3 ?
Hi, The Communications Toolbox Support Package for Xilinx Zynq-Based Radio uses a default Linux operating system image that i...

8 months 前 | 1 个回答 | 0

1

个回答

已回答
How to run "Use FPGA I/O to Communicate with FPGA" example in a repetitive For-Loop?
After further investigation, I identified the root cause. The TVALID signal generated for the RX data does not produce a pulse ...

8 months 前 | 0

| 已接受

提问


How to run "Use FPGA I/O to Communicate with FPGA" example in a repetitive For-Loop?
Hi, For the example “Use FPGA I/O to Communicate with FPGA”, I followed all the documented steps exactly. I was able to genera...

8 months 前 | 1 个回答 | 0

1

个回答

提问


Where to find the default HDL project for ZedBoard or ZCU102 FMCOMMS2/3/4 Xilinx Zynq-Based Radio Linux image?
Hi, The Communications Toolbox Support Package for Xilinx Zynq-Based Radio uses a default operating system image, which is writ...

8 months 前 | 1 个回答 | 0

1

个回答