Shradha
自 2013 起处于活动状态
Followers: 0 Following: 0
Feeds
提问
How to resolve an error stated as: "System Generator Cannot support triggered sample time in". while converting .mdl file to VHDL program.
I have designed a Black Box for unipolar to bipolar converter with a single clock and clock_enable input. I have connected a pn ...
12 years 前 | 1 个回答 | 0