photo

Fahri Gürbüz


Last seen: 5 months 前 |  自 2020 起处于活动状态

Followers: 0   Following: 0

统计学

  • Thankful Level 2
  • Thankful Level 1
  • Explorer

查看徽章

Feeds

排序方式:

提问


help for forcing simulink in order to run using ode4 (RG4)
Dear all, I have generate a motor model according to dq reference frame theory. The model is run without any problem, but I mus...

3 years 前 | 0 个回答 | 0

0

个回答

提问


FPGA data capture setting problem
Dear all, I am trying to use FPGA data capture and following the instructions given in the page https://www.mathworks.com/help/...

3 years 前 | 1 个回答 | 0

1

个回答

已回答
hdl coder work flow adviser block compability error
Dear Kiran Kintali, First of all, thanks for your fast answer. I have used all data either single or fixed-point and as you kno...

4 years 前 | 0

提问


hdl coder work flow adviser block compability error
Dear all, I have a model so as to control a pmsm. when I run the hdl workflow adviser to generate VHDL code, an error which is ...

4 years 前 | 4 个回答 | 0

4

个回答

提问


hdl coder IO buffer error
Hi, I am creating a model using model based design for motor control. I have generated vhdl code and run implementation in viva...

4 years 前 | 1 个回答 | 0

1

个回答

提问


hdl coder ram usage and source optimizaion
Dear all, I am using hdl coder and modelling current and speed PI with space vector PWM and SPI blocks. When I go to vivado, I ...

4 years 前 | 1 个回答 | 0

1

个回答

提问


hdl coder model checker output latetency and ulp error warning
Hi, I am trying to generate motor speed controller in FPGA. I have completed my model and now I am in code generation phase. I...

4 years 前 | 1 个回答 | 0

1

个回答

提问


How can I define FPGA pin as data input in simulink model?
Hello Everyone, I am a new FPGA model-based design learner. Thus, finding what I want is still a puzzle for me. I am studying o...

4 years 前 | 0 个回答 | 0

0

个回答