Feeds
提问
how to implement HDL coder "clock enable"
Dear all, I am using HDL coder to generate VHDL code for an FPGA. When I use certain blocks such as a counter ("HDL counter" o...
6 years 前 | 1 个回答 | 0
1
个回答提问
Acoustic impulse response for ultrasonic simulations
Hello, I am currently trying to simulate the behaviour of an ultrasonic sensor for simulation of Autonomous driving systems. I...
7 years 前 | 0 个回答 | 0
