Araferna

自 2016 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

Is it possible to test a HDL design with multiple clocks using FPGA-in-the loop and Simulink?
I would like to test a design using FPGA-in-the-loop simulation. ¿Is it possible to test a design that contains multiple clocks ...

8 years 前 | 1 个回答 | 0

1

个回答