Feeds
提问
3-Stage Filter wit 1 Bit Input for a Delta-Sigma Modulator (MATLAB->VHDL)
Hello, I’ve got problem with my 3 Stage Filter Design in MATLAB (for a Delta-Sigma Modulator), it would be great if someo...
9 years 前 | 0 个回答 | 1
0
个回答提问
1 Bit CIC Filter Input realization with dsp.CICDecimator
Hello, I'm realizing my CIC Filter w. 1 Bit Input in Full Precision with following code: D = 1; % Differential delays i...
10 years 前 | 0 个回答 | 0
