![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/8723312_1522128803963_DEF.jpg)
Avinash Mahalle
自 2017 起处于活动状态
Followers: 0 Following: 0
Feeds
提问
how can i implement sobel edge detector using Simulink on FPGA?
what is provision to convert simulink blocks to HDL language?
7 years 前 | 2 个回答 | 0