![photo](/responsive_image/150/150/0/0/0/cache/matlabcentral/profiles/9401742_1522132547758_DEF.jpg)
pooria varahram
自 2017 起处于活动状态
Followers: 0 Following: 0
Feeds
提问
IP core generation zedboard FMCOMMS2 gives 2 critical warning in Vivado
Hello, When I open the project generated from matlab example HW/SW Co-design QPSK in Vivado it has 2 critical warning in timi...
7 years 前 | 1 个回答 | 0
1
个回答提问
IP Core genration in hdl coder for Zedboard FMCOMMS2 Channel Mapping
Hello, There are no settings for channel mapping and DUT synthesize frequency in hdl coder of Zedboard and FMCOMMS2. This exi...
7 years 前 | 2 个回答 | 0