3:29
Video length is 3:29
Custom_AM_reference_design_4
Deploying your design to an FPGA requires mapping the inputs and outputs of your design to FPGA pins, AXI registers, or other FPGA blocks. After the reference design information has been created and registered with MATLAB®, you can generate RTL code and an IP core for your subsystem to plug into the reference design. Learn how to do so by:
- Setting up your MATLAB search path
- Using this reference design and board in the HDL Coder™ IP core generation workflow
- Generating HDL to target the reference design
- Integrating the IP core into the reference design using the reports and files created
Published: 4 May 2018
您也可以从以下列表中选择网站:
如何获得最佳网站性能
选择中国网站(中文或英文)以获得最佳网站性能。其他 MathWorks 国家/地区网站并未针对您所在位置的访问进行优化。
美洲
- América Latina (Español)
- Canada (English)
- United States (English)
欧洲
- Belgium (English)
- Denmark (English)
- Deutschland (Deutsch)
- España (Español)
- Finland (English)
- France (Français)
- Ireland (English)
- Italia (Italiano)
- Luxembourg (English)
- Netherlands (English)
- Norway (English)
- Österreich (Deutsch)
- Portugal (English)
- Sweden (English)
- Switzerland
- United Kingdom (English)
亚太
- Australia (English)
- India (English)
- New Zealand (English)
- 中国
- 日本Japanese (日本語)
- 한국Korean (한국어)