Stream FIFO

Control backpressure between hardware logic and upstream data interface

Since R2019a

Libraries:
SoC Blockset / Hardware Logic Connectivity

Description

The Stream FIFO block controls the backpressure from the hardware logic to the upstream data interface. It also controls the flow between the upstream and downstream data interfaces of the hardware logic. Integrate this block as a configurable first-in, first-out (FIFO) block for AXI4 data stream applications. The block enables you to configure its depth and set its almost full threshold value.

Ports

Input

expand all

dataIn — Input stream data
scalar

Input stream data from the data source. Specify this value as a scalar.

dValidIn — Indication of valid input stream data
Boolean scalar

Control signal that indicates if the input stream data from the data source is valid. When this value is 1 (true), the block accepts the values on the dataIn port. When this value is 0 (false), the block ignores the values on the dataIn port.

Data Types: Boolean

rdyFromDown — Ready signal from downstream interface
Boolean scalar

Control signal that indicates if the block can send stream data to the downstream interface. When this value is 1 (true), the downstream interface is ready, and the block can send the stream data. When this value is 0 (false), the downstream interface is not ready, and the block cannot send the stream data.

Data Types: Boolean

Output

expand all

dataOut — Output stream data
scalar

Output stream data to the downstream interface. The data type of this output data is the same as the data type of the input data.

dValidOut — Indication of valid output stream data
Boolean scalar

Control signal that indicates if the output stream data is valid. When this value is 1 (true), the output stream data on the dataOut port is valid. When this value is 0 (false), the output stream data on the dataOut port is not valid.

Data Types: Boolean

rdyToUp — Ready signal to upstream interface
Boolean scalar

Control signal that indicates if the block is ready to receive stream data from the upstream interface. When this value is 1 (true), the block is ready to accept stream data from the upstream interface. When this value is 0 (false), the block is not ready to accept stream data from the upstream interface.

Data Types: Boolean

Parameters

expand all

Depth of FIFO — FIFO depth
`16` (default) | positive integer

Specify the depth of the FIFO. This value must be a positive integer and is the maximum number of entries that can be buffered before data gets dropped.

Almost full threshold — Almost full threshold value
`8` (default) | positive integer

Specify a value that asserts a back-pressure signal from the block to the data source.

To avoid dropping data, set a value allowing the data source enough time to react to backpressure. This value must be a positive integer and smaller than the FIFO depth.

Extended Capabilities

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

To automatically generate HDL code for your design, and execute on an SoC device, use the SoC Builder tool. See Generate SoC Design.

Fixed-Point Conversion
Design and simulate fixed-point systems using Fixed-Point Designer™.

Version History

Introduced in R2019a

Stream FIFO

Description

Ports

Input

dataIn — Input stream data scalar

dValidIn — Indication of valid input stream data Boolean scalar

rdyFromDown — Ready signal from downstream interface Boolean scalar

Output

dataOut — Output stream data scalar

dValidOut — Indication of valid output stream data Boolean scalar

rdyToUp — Ready signal to upstream interface Boolean scalar

Parameters

Depth of FIFO — FIFO depth 16 (default) | positive integer

Almost full threshold — Almost full threshold value 8 (default) | positive integer

Extended Capabilities

HDL Code Generation Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Fixed-Point Conversion Design and simulate fixed-point systems using Fixed-Point Designer™.

Version History

See Also

WeChat

dataIn — Input stream data
scalar

dValidIn — Indication of valid input stream data
Boolean scalar

rdyFromDown — Ready signal from downstream interface
Boolean scalar

dataOut — Output stream data
scalar

dValidOut — Indication of valid output stream data
Boolean scalar

rdyToUp — Ready signal to upstream interface
Boolean scalar

Depth of FIFO — FIFO depth
`16` (default) | positive integer

Almost full threshold — Almost full threshold value
`8` (default) | positive integer

HDL Code Generation
Generate Verilog and VHDL code for FPGA and ASIC designs using HDL Coder™.

Fixed-Point Conversion
Design and simulate fixed-point systems using Fixed-Point Designer™.