Block to assign initial value for internal signal compatible with HDL coder?

Question

Roger 2014-2-26

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/119169-block-to-assign-initial-value-for-internal-signal-compatible-with-hdl-coder

评论： Beciu Andreea 2019-8-27

Hello,

I,m using HDL coder. In my design there is a subtract block in a loop, which do -1 each clock cycle, but without an initial value(from my testbench, the default is 0x0000 for the generated code) for the input, the output will cause a data fill-out. That is to say the next value is 0xFFFF. I tried to use a IC block to initialize, but I was told that this block is not supported by HDL coder. I want to initialize an internal signal by 1. Do we have a HDL coder supported block to do that? I'm using MATLAB2013b and Xilinx 14.4 ISE design suite. Thanks.

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Bharath Venkataraman 2014-2-27

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/119169-block-to-assign-initial-value-for-internal-signal-compatible-with-hdl-coder#answer_126417

If you use the Delay block, you can assign an initial value which HDL Coder uses. Your model will look as follows: Delay block output -> subtract by 1 -> Delay block input

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Beciu Andreea 2019-8-27

But is it possible to have a dynamic value on the initial state ?

In my case, I would like to choose between TWO values for the initial state based on some conditions in the model.

This is possible in basic Simulink by setting the Initial Value as an input to the register block.

However, with HDL Coder R2019a, the register blocks, for exemple "Unit Delay Enabled Resttable Synchronous" does not allow for the initial value to be an input..

请先登录，再进行评论。