Info

此问题已关闭。 请重新打开它进行编辑或回答。

Code generation option in HDL coder for high clock frequency

1 次查看（过去 30 天）
Krishnakumar
Krishnakumar 2014-2-28
关闭： MATLAB Answer Bot 2021-8-20
Hi,
I am working with simulink model whose code is generated by HDL coder. My design has a number of filter stages. The code generated for some filter stages performed as desired in FPGA .But when the design moves to higher clock frequencies HDL coder generated code fails to perform satisfactorily. Please inform me if there is any option to be activated in HDL coder for optimized clock generation in higher frequencies.
Krishnakumar
  1 个评论
Tim McBrayer
Tim McBrayer 2014-2-28
You're going to need to be rather more specific than "fails to perform satisfactorily"; you have provided no information about the issues you are having or how the results are not reaching your expectations. You need to ask a more precise question.

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali
Kiran Kintali 2021-6-22
Use critical path estimation feature to estimate the critical path in your model. This workflow in HDL Coder does not involve synthesis.
https://www.mathworks.com/help///hdlcoder/ug/find-estimated-critical-paths-without-synthesis-tools.html
To get more accurate timing picture with routing delays use Back Annotation feature after synthesis step in workflow advisor.
https://www.mathworks.com/help/hdlcoder/ug/hdl-workflow-advisor-tasks.html?searchHighlight=back%20annotation&s_tid=srchtitle

标签

产品

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by