Using HDL Coder IP core in Xilinx Vivado instead of EDK

Question

Stefan Schwarzer 2014-7-14

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/141724-using-hdl-coder-ip-core-in-xilinx-vivado-instead-of-edk

评论： Stefan Schwarzer 2014-7-14

I need to use an IP core generated with HDL Coder in Xilinx Vivado 2014.2. The core generated by the coder is intended to be used in Xilinx EDK. The IP core converter implemented in Vivado 2014.2 has troubles to identify the AXI interfaces in my core correctly, so I would have to set the AXI parameters manually, which is a very time consuming task, especially if performed more than once. Will you support direct generation of IP cores for Vivado in the future?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Wang Chen 2014-7-14

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/141724-using-hdl-coder-ip-core-in-xilinx-vivado-instead-of-edk#answer_145009

Hi Stefan,

Yes, the IP core generation feature for Xilinx Vivado will be supported in MATLAB R2014b release. You can already try out this feature in R2014b pre-release.

Thanks, Wang

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Stefan Schwarzer 2014-7-14

Thank you Wang, I installed R2014b prerelease and found the options for Vivado. Vivado implementation still seems to be pretty buggy: I get a synthesis error if I chose "Generic ASIC/FPGA implementation" (although the synthesis report looks good) and I get an error during HDL generation if i chose "IP core generation" and setup some AXI interfaces. I tried this out with the mlhdl_counter example, so nothing special.

请先登录，再进行评论。

Using HDL Coder IP core in Xilinx Vivado instead of EDK

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

采纳的回答

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

更多回答（0 个）

另请参阅

类别

标签

产品

Community Treasure Hunt

Using HDL Coder IP core in Xilinx Vivado instead of EDK

0 个评论 显示 -2更早的评论隐藏 -2更早的评论

采纳的回答

1 个评论 显示 -1更早的评论隐藏 -1更早的评论

更多回答（0 个）

另请参阅

类别

标签

产品

Community Treasure Hunt

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

1 个评论
显示 -1更早的评论隐藏 -1更早的评论