photo

Wang Chen

Last seen: 7 days 前 |  自 2012 起处于活动状态

Followers: 0   Following: 0

消息

统计学

  • Knowledgeable Level 4
  • Knowledgeable Level 3
  • Revival Level 2
  • 3 Month Streak
  • First Answer

查看徽章

Feeds

排序方式:

已回答
what kind of basic FPGA system is needed for deep learning IP core generation?
Hi KH, On top of Kanishk's answer, you can also refer to following example: https://www.mathworks.com/help/deep-learning-hdl/...

23 days 前 | 0

已回答
how to download the third party support package file "xilinx linux binaries"
Hi KH, In "HDL Coder Support Package for Xilinx FPGA and SoC Devices." hardware setup GUI, there is a choice for manually down...

23 days 前 | 1

已回答
the compilation failed due to timing violation
Hi Madhusudan, To clarify, it looks like you are trying to run the HDL Coder generated HDL code using 40MHz clock, and the NI ...

2 months 前 | 0

| 已接受

已回答
[Error in dnnfpga.apis.Workflow/compileNetwork] - Enable the Resize2D
Hi Ngo, The resize2DLayer inside of the Yolo v3 network is not yet supported by DL HDL Toolbox on Intel boards like Arria 10 S...

1 year 前 | 0

| 已接受

已回答
How to add TCL script to HDL Coder IP Core generation
Hi Alex, To clarify, "add additional sources" option (in HDL Workflow Advisor "Generate RTL code and IP core" step) is intende...

1 year 前 | 0

| 已接受

已回答
Why do I get error messages while installing "HDL Coder Package for RFSoC" in MATLAB R2021b ?
Hi Jyotirmaya, I just tried on my R2021b, that I can successfully install "HDL Coder Support Package for Xilinx RFSoC Devices"...

1 year 前 | 0

已回答
error compiling ResNet50 Deep Learning HDL Toolbox Support Package
Hi Ruben, For Resnet50 network, have you tried to download the Deep Learning Toolbox Model for ResNet-50 Network support pacak...

1 year 前 | 0

已回答
Error configuring Nertwork Interface Card (NIC) Deep Learning HDL Toolbox Support Package For Intel FPGA And SoC Devices
Hi Ruben, Alternatively, you could skip this step (check the check box "Skip this step if your network card is already configu...

1 year 前 | 0

已回答
nnet.keras.layer.FlattenCStyleLayer is not supported
Hi Ruben, Is it possible for you to upgrade to R2022a or higher version of MATLAB? This issue is fixed in R2022a, please see ...

1 year 前 | 0

已回答
Callback Functions for Custom Reference Design doesn't work
Hi borzack, As you commented, this is likely caused by that MATLAB cannot find my_board.my_ref_design.callback_CustomizeReferen...

2 years 前 | 0

| 已接受

已回答
Error selecting target in R2020a and Vivado 2020
Hi Miquel, For Spartan-6 FPGA device, Xilinx requires Xilinx ISE as synthesis tool. You cannot use Xilinx Vivado for Spartan-6...

2 years 前 | 0

| 已接受

已回答
Running ZYNQ model on different host computer rather than computer on which bit file is generated
Hi Muhammad, This error looks like related to the Embedded Coder build tool chain setup. HDL Workflow Advisor only generate t...

2 years 前 | 0

已回答
using the HDL workflow advisor for a single registration target which need to include two or more matlab users IP CORES
Hi Raz, It is true that HDL Workflow Advisor currently generates just one User IP core at a time. We are working on removing t...

3 years 前 | 0

已回答
How to access AXI-registers of IP-blocks that are already part of custom reference design, not generated with HDLCoder?
Hi Jiarno, HDL Verifier has a MATLAB as AXI Master feature, which you can from MATLAB to control different IPs in your FPGA de...

3 years 前 | 0

已回答
How do vectorized ports in hdl coder work?
Hi Jay, The expected behaivor is to get [1 2] value for the vector port. This should already be fixed in newer version of t...

3 years 前 | 0

已回答
Reading Data from PMOD ADC through I2C
Hi Jay, Yes, I2C readback need some extra logic. The HDL Coder example model you mentioned only do I2C write. As Walter menti...

3 years 前 | 0

已回答
How do I add/register multiple axi interfaces in a zynq reference design?
Hi Hong, HDL Coder generated IP core can only have one AXI4 slave interface. In latest version of MATLAB, HDL Coder will error...

3 years 前 | 0

已回答
Bad Timing Delays after insterting IP Core generated from Simulink
Hi Alex, It looks like your model does potentially has a long critical path, as I don't see any pipeline delays on the data pa...

4 years 前 | 0

已回答
HDL Coder - Can it only Generate a project with Vivado 2107.2, not Vivado 2017.4.1
Hi Mike, R2018a version of HDL Coder supports Vivado 2017.2, so please use this version of Vivado. Please see following doc...

6 years 前 | 0

| 已接受

已回答
Signal measurement error when using "download"-option in HDL Workflow Advisor
Hi Frederik, When you are using the "Download" programming method, the FPGA bitstream is programmed during the Linux boot up...

6 years 前 | 0

| 已接受

已回答
hdl coder led blinking example
Hi Bence, are you using Vivado 2017.4? We noticed that Vivado 2017.4 starts to error out on unconnected AXI Master ports in the ...

6 years 前 | 0

| 已接受

已回答
Is it possible to create a custom board for the HDL Coder with the zynq z7100
Hi Patrick, Yes, when using IP core generation workflow in HDL Coder, you can create custom board support for a board with Zynq...

7 years 前 | 0

| 已接受

已回答
How to set up Altera Cyclone V SoC Development Kit for Embedded Coder Support Package?
Hi Netanel, Do you mean the serial connection (USB UART) is timing out? Please set the jumper setting the same as the pic...

8 years 前 | 0

已回答
Unable to see AXI Video stream in/out on HDL Advisor for the Sobel filter reference design.
Hi, are you using Xilinx ISE as synthesis tool? In R2016a or earlier version, the "AXI4-Stream Video" interface is only support ...

8 years 前 | 1

| 已接受

已回答
How to solve the problem of the file "system_top_wrapper.bit is not found"?
Hi Yahia, This is a bug in HDL Workflow Advisor. Thanks for reporting this! This bug is already fixed in MATLAB version R2...

8 years 前 | 1

已回答
AD9467 HDL Coder adding Custom Reference Design - create_bc_cell issue
The Vivado error message is complaining that it cannot find an IP (analog.com:user:axi_ad9467:1.0) when HDL Workflow Advisor is ...

8 years 前 | 0

已回答
How to use the Unit Delay for HDL-Coder on Zedboard Zynq-7000?
Hi Jan, when you run the model on Zynq board, the FPGA part of the design is running at a fast frequency (50MHz). When you are u...

9 years 前 | 1

| 已接受

已回答
[Coretcl 2-106] Specified part could not be found
Hi Diego, it looks like the Vivado tool you have do not have xc7z045 device support. Are you using Xilinx Vivado Webpack edition...

9 years 前 | 0

已回答
HDL Coder - Generate IP Core with Vivado 2015
Hi Zachary, which MATLAB version are you using? If you are using MATLAB and HDL Coder R2015b, the supported Vivado version is Vi...

9 years 前 | 0

已回答
HDL WORKFLOW ADVISOR (Errors)
Hi RAJASHEKAR, as the error message sugguested: "Target platform "Xilinx Spartan-6 SP605 development board" requires synthesis...

9 years 前 | 1

加载更多