hdl coder led blinking example
显示 更早的评论
Hi!
I would like to complete this workflow example:
https://www.mathworks.com/help/hdlcoder/examples/define-and-register-custom-board-and-reference-design-for-soc-workflow.htmlefine and Register Custom Board and Reference Design for SoC Workflow
Like in the tutorial, I made a custom reference block design, without any AXI peripheral, because hdl coder will provide that. But at this point I am not able to validate my design in vivado, with axi_interconnect_0/M00_AXI port unconnected.
Later, when the hdl workflow advisor tries to "create project" (at workflow stage 4.1), the generated "vivado_create_prj.tcl" runs "validate design", and fails. (workspace/hdl_prj/vivado_ip_prj/vivado_create_prj.tcl)
Is there any way to workaround this issue?
1 个评论
Manish Shetty
2019-3-23
I am having the same problem, did you get any workaround for this issue?
采纳的回答
Hi Bence, are you using Vivado 2017.4? We noticed that Vivado 2017.4 starts to error out on unconnected AXI Master ports in the validate_bd_design. If you are using Vivado 2017.2 or earlier versions, the "create project" should not error out.
更多回答（1 个）
类别
在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息
产品
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
Translated by 
