清空筛选条件
清空筛选条件

How to add a custom parameter in the generated module with HDL Coder,simulink?

1 次查看（过去 30 天）
SHIYU SONG
SHIYU SONG 2022-3-9
回答： Kiran Kintali 2022-3-17
Hi,
I want to design an uart_tx module, which has two parameters clk_frequency and Baud_rate.
In verilog, the correct code is as below:
module uart_tx
#(
parameter CLK_FRE = 50, //clock frequency(Mhz)
parameter BAUD_RATE = 115200 //serial baud rate
)
So, which block can generate it? Thanks.

请先登录，再回答此问题。

采纳的回答

Kiran Kintali
Kiran Kintali 2022-3-17

更多回答（0 个）

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

产品


版本

R2021a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by