Bitstream generation problem in HDL coder

19 次查看（过去 30 天）
KW YAN
KW YAN 2022-6-27
回答： KW YAN 2022-7-21
Hi,
I am using HDL coder and trying to run a FIL test in my zedboard but encountering an issue that the bitstream is not showing up after everything in HDL coder run successfully, no critical warning or errors showing up.
If I use the HDL project generated by Matlab and run it in vivado for the bitstream generation, it is working and I can run the FIL test with that “manually generated” bitstream in Simulink.
So, the missing step now I have is the bitstream is missing at the end of HDL coder. Hope any of you could help to resolve this issue. Thanks a lot!
Note: the DUT I am trying to convert is only consisting a discrete time transfer function, nothing very complicated.
Best Regards,
Kelvin Yan

请先登录，再回答此问题。

采纳的回答

KW YAN
KW YAN 2022-7-21
Hi all,
After spending quite some time in investigation and some support from Mathworks, it is figured out that the software "xterm" is needed on Linux for triggering the pop-up window, which will then compile the bitstream file. If anyone is suffereing such a problem, you might try to install this software on your machine. Hope this helps!
Best Regards,
Kelvin

更多回答（3 个）

Kiran Kintali
Kiran Kintali 2022-6-29
Is it possible to attach a sample model?
Feel free to reach out to MathWorks technical support on this question.
  1 个评论
KW YAN
KW YAN 2022-7-5
Hi Kiran,
I now upload the model for your reference, the DUT is the block called "controller" inside the Simulink model. You would need to run the "run_simple_model.m" script for initialization. Hope it helps! Thanks!
Best Regards,
Kelvin

请先登录，再进行评论。

YP
YP 2022-6-29
编辑：YP 2022-6-29
At the last step in HDL Workflow Advisor, the FIL project will be synthesized, and then an external shell will pop up to continue with implementation and bit generation.
Do you notice the external shell?
  1 个评论
KW YAN
KW YAN 2022-7-5
Hi YP,
No we dont see any pop-up at the end of the generation process.Very likely the part which runs the .tcl file is not started.
Best Regards,
Kelvin

请先登录，再进行评论。

KW YAN
KW YAN 2022-6-29
Hi Both,
Thanks for the response. I have already created a technical support request, I think you could see that in your system?
I would need some time to tidy up the model before I could upload it, maybe I would put it inside the technical request ticket.
However, I do locate the problem that should be because of the .tcl file for generating bitstream at the end was not running, also probably because of this reason, I didnt see a pop-up terminal at the last step of HDL Workflow Advisor.
If I would "manually" run that tcl script and use the generated bitstream and link it in the FIL block, then everything works fine. So, I guess it does not relates to my model but just with strange reason, that .tcl file was not running successfully.
Hope this could give you already some insights.
Best Regards,
Kelvin

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品


版本

R2022a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by