SPI interface timing with deasserts

1 次查看（过去 30 天）

Graham Cotgreave 2022-10-18

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1829798-spi-interface-timing-with-deasserts

评论： Aditya Pahariya 2023-7-6

I'm looking for a way to read data from a Si8380S-IU chip from a TI F2337xD based processor.

The Simulink examples for Master Transfer are for EEPROM, where the chip select is asserted, the Mode, Address and Data are clocked in and the CS then removed. However the Digital to Analogue chip data sheet requires a CS assert, along with the Mode, then a deassert before the reassert and Register number is clocked in and a final deassert a resassert with the data byte.

There do not appear to be any parameters in the c28x modules that can cause this behaviour. Adding a dozen charts each with a three subsystems to apply the three parameters with an appropriate wait in-between for each chip is untidy and difficult to maintain to say the least.

A pointer to any examples where this has been achieved would be appreciated