How to update HDL verifier block when VHDL source changes its port definition?
4 次查看(过去 30 天)
显示 更早的评论
I couldn't find a way to update the block when vhdl source change its source file. So, I have to manually add or remove those definition after re compile the vhdl source. I wonder if this is the only way to do so.
0 个评论
采纳的回答
Marc Erickson
2022-11-14
You have cited two ways to update the interface: Re-running the cosimulation wizard or using the block mask "Ports" tab and using "New" or "Delete" buttons. A third way is the "Autofill" button on that same "Ports" tab.
If the update is small, the "New" / "Delete" method on the Ports tab should be preferred. Adding a new signal or removing an existing one will not affect the remaining current connections to the surrounding model blocks.
There is no way for the tool to know how to connect new ports. If the updates are expected (e.g. a set of debug ports will be added), you can script model updates with commands such as "add_block" and "add_line". See https://www.mathworks.com/help/simulink/programmatic-modeling.html for more infomation.
更多回答(1 个)
Kiran Kintali
2022-11-10
编辑:Kiran Kintali
2022-11-11
does your question refer to this workflow? Thanks
Cosimulation Type—Simulink Block
Open your model, and on the Apps tab, click HDL Verifier. Then, in the Mode section select HDL Cosimulation, and click Import HDL Files to open the Cosimulation Wizard.
3 个评论
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!