Issue Connecting to Xilinx FPGA Board for Simulation

Question

Max 2023-2-7

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1908115-issue-connecting-to-xilinx-fpga-board-for-simulation

评论： YP 2024-2-18

I was trying to connect to my Xilinx FPGA board using MATLAB to run an FPGA-in-the-loop simulation, and I keep getting an error message. This error occurs in the validation step while using the "FPGA Board Manager" tool. It seems like there is some sort of compatability issue with the FPGA connection, but I'm not sure what.

Here are the screenshots:

Here's the text of the error Message:

To stop the test, press "Ctrl+C" in the MATLAB console window.
Starting FPGA-in-the-Loop test ...
    Generating FPGA programming file ...Passed
    Programming FPGA ...Passed
    Running FIL simulation ...Failed
    Error:Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

I've tried looking at all the other MATLAB forum posts for this issue, and I didn't see any solutions. I've also tried different values for the JTAG clock frequency, but that also didn't work. :(

Any help would be greatly appreciated!

Version Information: Ubuntu 22.04 LTS, Vivado 2022.2, Matlab R2022b

1 个评论
显示 -1更早的评论隐藏 -1更早的评论

Ken 2023-8-28

Hello, I use the development board is also ZYNQ7020, has generated the bit stream file, running matlab,

there are the following problems, do you have such a problem? Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

YP 2023-2-8

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1908115-issue-connecting-to-xilinx-fpga-board-for-simulation#answer_1166850

I am unable to find the manual for this board online. I can double check your pin setting if you can direct me to any doc/manual.

I noticed that the reset pin is 'active-low'. Is that correct? If you are not sure about the polarity, can you remove the definition about reset pin as it is optional?

7 个评论
显示 5更早的评论隐藏 5更早的评论

Max 2023-2-9

编辑：Max 2023-2-9

在 MATLAB Online 中打开

I tried experimenting with the new settings, and I was able to get a new error message (which seems better than before):

To stop the test, press "Ctrl+C" in the MATLAB console window. Starting FPGA-in-the-Loop test ... 
    Generating FPGA programming file ...Passed 
    Programming FPGA ...Passed 
    Running FIL simulation ...Failed 
    Error:FIL cosimulation failed: the output does not match the expected result.

Screenshots of my current setting:

I tried a bunch of different combinations for settings, and it seems like the main one that made a difference was setting "User1 instruction" to 000010100100100100.

Also, I tried a couple of other changes that didn't seem to make a difference:

For JTAG clock frequency I tried a bunch of different speeds. 66 MHz seemed too high and produced the old error ("Did not receive version information"), but 5 MHz, 7.5 MHz, and 15 MHz all produced the same new error.
Changing User2, User3, User4 instructions to the longer values from the .bdsl file also didn't seem to make a difference.
For the "FPGA Input Clock" settings I tried using a different clock source and Clock IO standard (LVDS), and that didn't seem to make a difference.

Thanks for helping me make progress!