Lucky

Last seen: 9 months 前 | 自 2024 起处于活动状态

Followers: 0 Following: 0

统计学

Feeds

提问

HDL Verifier, FPGA in the Loop Not detecting Hardware version Information
Hi All, I am using Simulink to create a simple Project of Half Adder using MATLAB and Simulink and try to test it with FPGA in ...

9 months 前 | 1 个回答 | 0

1

个回答

已回答
Issue Connecting to Xilinx FPGA Board for Simulation
Hi All, I am Facing the Same problem Can anyone Help me I have tried the Solution which has been Posted Here, I am using Basys...

9 months 前 | 0