Verify the Verilog generated by HDLcoder

Question

wang 2023-2-24

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1918315-verify-the-verilog-generated-by-hdlcoder

回答： Bharath Venkataraman 2023-2-24

I have built the model through Simulink and generated Verilog using HDL Coder. May I ask how to verify Verilog next?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Bharath Venkataraman 2023-2-24

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1918315-verify-the-verilog-generated-by-hdlcoder#answer_1179390

You can use the Generate Testbench feature of HDL Coder to generate an HDL testbench that takes the simulation input and output and constructs an HDL testbench. The HDL code and testbench can run in any HDL simulator of your choice (there are options to generate the required scripts to run the code).

You can also verify the HDL code using a DPIC-C testbench, HDL cosimulation or FPGA-in-the-Loop. These options are described for a Simulink model in this page.