photo

wang


Last seen: 7 months 前 |  自 2023 起处于活动状态

Followers: 1   Following: 0

统计学

  • Thankful Level 2

查看徽章

Feeds

排序方式:

提问


matlab union system generator, double-click the system generator module error
I am using matlab2019b, which is associated with vivado2019b. Today, I installed several toolboxes on matlab that I did not add ...

7 months 前 | 0 个回答 | 0

0

个回答

提问


simulink ip core generation
I built a simulink model, which is to realize the function of image encryption. In HDLcodr, I want to generate ip core, which in...

7 months 前 | 1 个回答 | 0

1

个回答

提问


Could not determine the size of this expression
I want to convert the LMS filter algorithm to Verilog, but need to solve the problem of variable matrix. The point is, why does ...

1 year 前 | 0 个回答 | 0

0

个回答

提问


Error: variable-size matrix type is not supported for HDL code
I use the fixed-point tool to fixed-point the subsystem and then generate Verilog, but the following error occurs. The model co...

1 year 前 | 2 个回答 | 0

2

个回答

提问


'wn' is inferred as a variable-size matrix, but its size is specified as inherited or fixed.
I built the model in SIMULINK according to MATLAN code, expecting to get Verilog. But putting the code into the MATLAB Function ...

1 year 前 | 1 个回答 | 0

1

个回答

提问


Simulink automatically generates Verilog. How should it run on FPGA
I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA? “bufen”This subsystem has gene...

1 year 前 | 0 个回答 | 0

0

个回答

提问


error HDL compilation failed
I am replicating a MATLAB document, but there is an error in the process. https://ww2.mathworks.cn/help/hdlverifier/ug/video-pr...

1 year 前 | 1 个回答 | 0

1

个回答

提问


Verify the Verilog generated by HDLcoder
I have built the model through Simulink and generated Verilog using HDL Coder. May I ask how to verify Verilog next?

1 year 前 | 1 个回答 | 0

1

个回答

提问


MATLAB stuck when HDL coder converted the model to Verilog
After clicking henerate HDL code to run, the operation page is directly stuck and no operation can be carried out. MATLAB can on...

1 year 前 | 1 个回答 | 0

1

个回答

提问


Simulink model converts floating-point numbers to fixed-point numbers
According to the image encryption algorithm of MATLAB code, several data are obtained from the workspace in the Simulink model. ...

2 years 前 | 2 个回答 | 0

2

个回答

提问


HDL coder error,Call to function 'fmod' is not supported for HDL code generation,
Build the model to generate VerilogHDL, which is error reporting. Call to function 'fmod' is not supported for HDL code generat...

2 years 前 | 1 个回答 | 0

1

个回答

提问


The Simulink model is fixed-point based on floating-point numbers
I build a model that I want to fixed-point to produce VerilogHDL, but part of the output keeps being double.I changed it to un...

2 years 前 | 2 个回答 | 0

2

个回答

提问


In Simulink HDLcoder, which converts a model into a hardware description language, it's stuck in this interface

2 years 前 | 1 个回答 | 0

1

个回答

提问


A matrix is passed into Simulink fromworkspace,Invalid workspace variable specified as workspace input in 'test03/From Workspace1'. Time values must be non-decreasing.
img is a variable that I get from reading the image information. I want to pass in the img[512,512] matrix to do bit-by-bit Xor....

2 years 前 | 1 个回答 | 0

1

个回答

提问


Dimension 1 is fixed on the left-hand side but varies on the right ([512 x 512] ~= [:? x :?]).
Dimension 1 is fixed on the left-hand side but varies on the right ([512 x 512] ~= [:? x :?]). More information Function 'sys...

2 years 前 | 2 个回答 | 0

2

个回答

提问


Function variables are resolved in the workspace, not a .Simulink.Signal. object
This is part of an encryption algorithm that produces a matrix. Variable 'img' is resolved in workspace ('base') for block 'tes...

2 years 前 | 1 个回答 | 0

1

个回答

提问


Failed to evaluate mask initialization commands.

2 years 前 | 1 个回答 | 0

1

个回答

提问


Import a picture in a workspace ，Unsupported input format for From Workspace
img_path is the selected picture in MATLAB.Image input to system2. Unsupported input format for From Workspace block 'sy3/F...

2 years 前 | 1 个回答 | 0

1

个回答