Simulink automatically generates Verilog. How should it run on FPGA
2 次查看(过去 30 天)
显示 更早的评论
I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?
“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.
I plan to run the original algorithm on MATLAB and only this small part on FPGA.
0 个评论
回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!