Simulink automatically generates Verilog. How should it run on FPGA

2 次查看(过去 30 天)
I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?
“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.
I plan to run the original algorithm on MATLAB and only this small part on FPGA.

回答(0 个)

类别

Help CenterFile Exchange 中查找有关 Simulink 的更多信息

标签

产品


版本

R2022a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by