Simulink automatically generates Verilog. How should it run on FPGA
1 次查看(过去 30 天)
显示 更早的评论
I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?
“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.
I plan to run the original algorithm on MATLAB and only this small part on FPGA.
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/1331720/image.png)
0 个评论
回答(0 个)
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 System on Chip (SoC) 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!