Simulink automatically generates Verilog. How should it run on FPGA

1 次查看（过去 30 天）

wang 2023-3-21

编辑： wang 2023-3-21

I have generated Verolig from part of the module, how do I run this part of Verilog on the FPGA?

“bufen”This subsystem has generated Verilog.And need to measure the time used to run on FPGA.

I plan to run the original algorithm on MATLAB and only this small part on FPGA.

在 Help Center 和 File Exchange 中查找有关 System on Chip (SoC) 的更多信息

R2022a

Find the treasures in MATLAB Central and discover how the community can help you!

Translated by