If you can share the model please add the attachment. If open the Sample time legend and do not see continuous sample time (0) feel free to reach out tech support and report an issue.
Continuous sample times are not supported for HDL Code Generation.
You need to discretize the model and use blocks in the DUT targeted for ASIC/FPGA.

It is a best practice to run the hdlsetup(<modelName>) command on the model.


