HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing

Question

xiaodong yu 2023-6-19

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1985094-hdl-complex-to-magnitude-and-angle-module-show-critical-path-which-can-not-meet-160mhz-clock-timin

编辑： Kiran Kintali 2023-6-21

Hi, experts

I try to use the module of "complex to Magnitude and Angle (CMA)" on xilinx FPGA with clock of 160MHz.

the critical path report in matlab show quadrant correction block in the module(CMA) has 11.5ns critical path delay

Here is the critical path in quadrantCorrection block:

output pipline and distributed pipeline have been enabled. but it does not work. Can someone give some advice to solve the problem?

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2023-6-19

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/1985094-hdl-complex-to-magnitude-and-angle-module-show-critical-path-which-can-not-meet-160mhz-clock-timin#answer_1258764

Would you be able to share your model and HDL Coder code generation steps to reproduce the workflow?

5 个评论
显示 3更早的评论隐藏 3更早的评论

Kiran Kintali 2023-6-20

在 MATLAB Online 中打开

% These are the settings stored on the model
>> hdlsaveparams('CMA_test')
hdlset_param('CMA_test', 'AdaptivePipelining', 'on');
hdlset_param('CMA_test', 'ClockRatePipelining', 'off');
hdlset_param('CMA_test', 'CriticalPathEstimation', 'on');
hdlset_param('CMA_test', 'DistributedPipelining', 'on');
hdlset_param('CMA_test', 'HDLSubsystem', 'CMA_test/HDL_Complex_Multiplier');
hdlset_param('CMA_test', 'InitializeBlockRAM', 'off');
hdlset_param('CMA_test', 'LUTMapToRAM', 'off');
hdlset_param('CMA_test', 'ResetType', 'Synchronous');
hdlset_param('CMA_test', 'SynthesisTool', 'Xilinx Vivado');
hdlset_param('CMA_test', 'SynthesisToolChipFamily', 'Zynq');
hdlset_param('CMA_test', 'SynthesisToolDeviceName', 'xc7z100');
hdlset_param('CMA_test', 'SynthesisToolPackageName', 'ffg900');
hdlset_param('CMA_test', 'SynthesisToolSpeedValue', '-2');
hdlset_param('CMA_test', 'TargetFrequency', 160);
hdlset_param('CMA_test', 'TargetLanguage', 'Verilog');
hdlset_param('CMA_test/HDL_Complex_Multiplier', 'DSPStyle', 'on');
hdlset_param('CMA_test/HDL_Complex_Multiplier/Complex to Magnitude-Angle HDL Optimized1', 'InputPipeline', 1);
hdlset_param('CMA_test/HDL_Complex_Multiplier/Complex to Magnitude-Angle HDL Optimized1', 'OutputPipeline', 1);
>> 

xiaodong yu 2023-6-21

hi,

it is no additional step for generation of HDL code. just do the settings and then click on the HDL code Gen button.

Kiran Kintali 2023-6-21

编辑：Kiran Kintali 2023-6-21

Have you tried synthesizing the design in Vivado? It does seem to meet the timing.

The CPE report is inaccurate as HDL Coder does not have the characterization data for the CPE data base for your selected Target FPGA settings. There is a warning message from HDL Coder report.

Since R2021a you have the capability to generate timing database for your choice of the FPGA, device/family/package/speedgrade.

genhdltdb

Generate timing databases for specified target device, device speed grade, and synthesis tool

This will help improve the CPE results (which provide estimates without requiring synthesis).

Critical Path Estimation Without Running Synthesis

https://www.mathworks.com/help/hdlcoder/ug/find-estimated-critical-paths-without-synthesis-tools.html

请先登录，再进行评论。

HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

回答（1 个）

5 个评论
显示 3更早的评论隐藏 3更早的评论

另请参阅

类别

标签

产品

版本

Community Treasure Hunt

HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing

0 个评论 显示 -2更早的评论隐藏 -2更早的评论

回答（1 个）

5 个评论 显示 3更早的评论隐藏 3更早的评论

另请参阅

类别

标签

产品

版本

Community Treasure Hunt

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

5 个评论
显示 3更早的评论隐藏 3更早的评论