photo

xiaodong yu


Last seen: 1 day 前 |  自 2023 起处于活动状态

Followers: 0   Following: 0

统计学

  • Thankful Level 2
  • First Answer

查看徽章

Feeds

排序方式:

提问


Do the additional delays added by adaptive pipeline distroy the alignment between signal paths?
Hi, I want to use adaptive pipeline to optimize the multiply-add module in HDL coder for xilinx FPGA. I enable adaptive piplin...

3 days 前 | 1 个回答 | 0

1

个回答

已回答
HDL Coder reset control
Hi Androw I want to find out all the delay module with "default reset". I use following command, but it is failed. do you have ...

5 months 前 | 0

提问


mapping lookup table to block ram
I use HDL coder, lookup table block. and enable the option to map look up table to RAM. I have add a piple register right at th...

12 months 前 | 1 个回答 | 0

1

个回答

提问


HDL simulation logic analyzer is slow
my logic analyzer in HDL simulation is slow. can graphic card help on it or adding more grafic memery?

12 months 前 | 0 个回答 | 0

0

个回答

提问


HDL "complex to Magnitude and angle" module show critical path which can not meet 160MHz clock timing
Hi, experts I try to use the module of "complex to Magnitude and Angle (CMA)" on xilinx FPGA with clock of 160MHz. the critica...

1 year 前 | 1 个回答 | 0

1

个回答

提问


timing control module _tc.v have failed path to other module
my HDL code from HDL codeGen has timing error. Some of the failed path are from module _tc.v to other modules. in the tc.v mod...

1 year 前 | 0 个回答 | 0

0

个回答

提问


wlanhdlreceiver use only 64 sample to do fine symbol timming. is it enough for 40M, 80M and 16MHz wlan signal?
I am learning on the wlanHDLReceiver HDL design. the Design uses 64 data to do fine symbol timing. But in Matlab .m reference de...

1 year 前 | 1 个回答 | 0

1

个回答

提问


evm demoded from wlan ofdm signal with comm.Phasenoise() increased round 3dB from 80MHz to 160MHz signal bandwidth.
Hi, I am using a comm.Phasenoise to check the phase noise effect on EVM for a demoduation of wlan ofdm signal. the simulation...

1 year 前 | 0 个回答 | 0

0

个回答