HDL Coder reset control
显示 更早的评论
Hi, Simulink HDL Coder: is it possible to control the generation of the vhdl reset clause on a block by block basis?
In general, most flops in a datapath design dont require reset. we just reset the input of datapath, and wait long enough for the known input to propagate through the datapath and put the design in a well defined state. Anything with feedback requires a reset. By using reset only when required like this, we save fpga routing resource, and produce more efficient, higher performance designs.
However,HDL coder produces vhdl with a reset on every flop. (we use sychronous reset). Is there a way for us to prevent hdl coder adding resets on all flops? can we control it?
cheers andrew
采纳的回答
更多回答(1 个)
xiaodong yu
2024-6-20
0 个投票
Hi Androw
I want to find out all the delay module with "default reset". I use following command, but it is failed. do you have any suggestions?
find_system('modelname', 'BlockType', 'Delay','ResetType','default')
Apreciate your help.
Regards
XD
1 个评论
Casey
2025-4-21
This is a combination of two commands, where the result of
find_system('modelname', 'BlockType', 'Delay')
is being used as the first argument to the hdlset_param() function
hdlset_param( find_system('modelname', 'BlockType', 'Delay'), 'ResetType', 'none' )
类别
在 帮助中心 和 File Exchange 中查找有关 AMD FPGA and SoC Devices 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!