Can I control the HDL to/downto designation used for arrays during HDL generation?

3 次查看(过去 30 天)
I have ports to my system that are fixdt data types with port dimensions greater than 1 (set to 8 in this case). When HDL Coder generates VHDL, it used the "to" direction for my arrays, but I want it to use "downto". Can I control this?
I saw a related post from 2019 with repsect to boolean datatypes that said it cannot be controlled with boolean types and I didn't know if that response also applied to fixdt types or if the functionality had been changed.
https://www.mathworks.com/matlabcentral/answers/490836-hdl-coder-to-downto-order

采纳的回答

Kiran Kintali
Kiran Kintali 2023-9-8
The control is available starting R2023b release for boolean arrays.
Generate code for Boolean array with MSB-to-LSB convention
You can now generate code for an array of boolean data in most significant bit (MSB) to least significant bit (LSB) convention. For example, a subsystem with boolean input and output data, the generated VHDL code with the DOWNTO convention has this form:
ENTITY Subsystem IS
PORT ( In1 : IN std_logic_vector(4 DOWNTO 0); -- boolean [5]
Out1 : OUT std_logic_vector(4 DOWNTO 0) -- boolean [5] );
END Subsystem;
You can use this functionality for the VHDL®, Verilog®, and System Verilog target languages.
  2 个评论
Brad
Brad 2023-9-11
Does this same capability exist for arrays of std_logic_vector as well? I'm seeing the HDL that my model generates the desired 'downto' port for individual datatypes, but uses 'to' for arrays (where the port diemsions are > 1)
Kiran Kintali
Kiran Kintali 2023-9-11
Currently it is limited to scalars (integer, fixed-point types in MATLAB) and array of booleans. I will capture this request for the development team.

请先登录,再进行评论。

更多回答(0 个)

类别

Help CenterFile Exchange 中查找有关 HDL Coder 的更多信息

产品


版本

R2023a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by