- Streaming Pixel Interface
- Timing Diagram of Single Pixel Serial Interface
- Configure & Troubleshoot Blanking Intervals
Problem with pixel ctrl in Vision HDL Toolbox
1 次查看(过去 30 天)
显示 更早的评论
When I use the dilation block I don't get any output on the vEnd in the ctrl bus. The pixel input is just a constant with logic 1 for testing. For the inputs hStart, hEND, VStart and VEnd I used counters, which count up to the image border. How do I solve this?![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/1483661/image.png)
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/1483661/image.png)
0 个评论
采纳的回答
Chris Maliepaard
2023-9-21
Hi Marc,
The issue may be with frame blanking which the constant input pixel value could be masking to some extent. Take a look at the following documentation for an overview of the expected bus timing, and how to troubleshoot blanking issues:
The recommended minimum horizontal blanking interval is 2×KernelWidth, though there are some additional constraints outlined in the blanking interval configuration documentation. The recommended vertical blanking interval is at least the height of the kernel.
Please create a technical support service request at Contact Us - MATLAB & Simulink (mathworks.com) and attach your model for a proper investigation if you require any more assistance.
更多回答(0 个)
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!