Generate a PWM in FPGA using a customised carrier.

Question

WAJDI ELSHARIF 2023-10-27

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2039681-generate-a-pwm-in-fpga-using-a-customised-carrier

评论： Madhusudan 2024-8-21，12:08

Hi Kiran

Hope you doing well. I have seen your helpful answers for everyone. However , i have an issue and wish if you can help. I am trying to generate a PWM pulses using Speedgoat model IO334 FPGA. I have to customise an up-down counter ( as a carrier) to compare with a reference signal in order to obtain our PWM signals to drive a convertor. This counter must be HDL supported.

Keywords : Clock cycle of the speed goat is 10 nanos . Resulation can be 2^32-1.

I will appreciate if you can help

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Kiran Kintali 2023-10-27

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2039681-generate-a-pwm-in-fpga-using-a-customised-carrier#answer_1342391

编辑：Kiran Kintali 2023-10-27

在 MATLAB Online 中打开

There are several pulse generator blocks in the Simulink library that are on the HDL Coder roadmap for automatic code generation. Please reach out to tech support with your requirements.

% Simulink / Discontinuities / PWM                         --> Generates gate pulses depending on the input duty cycle
% Simulink / Sources / Pulse Generator                     --> Generates square pulses at regular intervals
% Simscape / Electrical / Control / Pusle Width Modulation --> Generates pulses to control switching behavior for a three-phase, two-level power converter

In the mean time you may find useful the attached two PWM generator models using math blocks and counters that are fully HDL Coder compatible.

2 个评论
显示无隐藏无

WAJDI ELSHARIF 2023-10-27

Hi Kiran

thanks for your email .

I am working on designing a NEW PWM strategy to run 2 and 3 level convertors. This strategy must be run on real time using speedgoat . This technique should use a customised counter or triangle or sawtooth wave . However the PWM blocks provided by Speegoat can not be modified and can not change the carrier shape. Therefore we are trying to build our PWM using HDLand simulink blocks.

Now , I have an issue and I hope you can help. I am trying to generate PWM pulses using the Speedgoat model IO334 FPGA. I have to customise an up-down counter to compare with a reference signal in order to obtain our PWM signals to drive a converter. This counter must be HDL supported.

I will appreciate it if you can help.

best regards

Madhusudan 2024-8-21，12:08