Is the counter here working properly?

Question

Dongxu Guo 2023-11-30

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2054524-is-the-counter-here-working-properly

回答： Dongxu Guo 2023-12-1

ADM.slx

I am trying to simulate a system in Simulink as shown below. It's kindof like a sigma-delta modulator. The two switches act like comparators - when the error exceeds the upper limit, +d becomes 1, otherwise it remains 0; when the error exceeds the lower limit, -d becomes 1, otherwise it remains 0. Both counters are set to count up, when there's rising edge from +d/-d.

Now the system is not working as I expected, and I noticed some weired behaviour of the counter at the top: +d only has one rising edge but the counter starts to count even before the rising edge. Is the counter working properly, or I'm doing something wrong? I've also attached the simulink model if it helps.

3 个评论
显示 1更早的评论隐藏 1更早的评论

Dongxu Guo 2023-11-30

Hi @madhan ravi, I've converted +d and cnt_up from time series to time table and attached 2 snapshots here. cnt_up, which is the current value of the counter, starts to increase when the signal at Inc port remains 0. When there's an actual rising edge (at row 98) the counter value jumps from 252 to 3. By the way, thanks for your advice about using compare to constant, it really helps.

madhan ravi 2023-11-30

Have a look at Triggered and Enabled subsystem, when you respond just post the output signal scope that you would like to achieve for the specified inputs.

请先登录，再进行评论。

请先登录，再回答此问题。

Answer 1

Dongxu Guo 2023-12-1

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2054524-is-the-counter-here-working-properly#answer_1363854

It seems that without any delay in the feedback loop, some kind of algebraic loop was introduced and caused some unexpected error. After I added a transport delay block in the feedback loop, and set the simulation time step small enough, everything works fine.