HDL FIFO Reset Problem

1 次查看（过去 30 天）

Juan Martin de las mulas 2023-12-1

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2054819-hdl-fifo-reset-problem

评论： Juan Martin de las mulas 2023-12-11

Hi,

I'm working with HDL FIFO Classic Module and I've discovered that when I do a reset (to local reset port) , FIFO Number of register entries turns to 1 and the empty signal turns to low level. Are there anything wrong with Classic HDL FIFO module or am I missing something?

NOTE: And HDL code generated does just the descrived above

fifo_sample_count_next <= to_unsigned(16#0001#, 16) WHEN rst /= '0' ELSE
fifo_sample_count + to_unsigned(16#0001#, 16) WHEN (fifo_write_enable AND ( NOT fifo_read_enable)) = '1' ELSE
fifo_sample_count + to_unsigned(16#FFFF#, 16) WHEN (( NOT fifo_write_enable) AND fifo_read_enable) = '1' ELSE
fifo_sample_count;

0 个评论
显示 -2更早的评论隐藏 -2更早的评论

请先登录，再进行评论。

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali 2023-12-1

0
链接

此回答的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2054819-hdl-fifo-reset-problem#answer_1363899

Would you be able to share your sample model? You can prune it to just show HDL FIFO block.

Found a relevant report here. Need to investigate further if the issue is identical.

https://www.mathworks.com/support/bugreports/2982578

An update patch is planned for this bug.

6 个评论
显示 4更早的评论隐藏 4更早的评论

Kiran Kintali 2023-12-6

The issue is resolved in the latest releases of MATLAB and HDL Coder and is being backported to previous releases. https://www.mathworks.com/support/bugreports/2982578

Do not hesitate to reach out to tech support for the update release information.

Juan Martin de las mulas 2023-12-11