HDL FIFO Reset Problem

2 次查看（过去 30 天）
Juan Martin de las mulas
评论： Juan Martin de las mulas 2023-12-11
Hi,
I'm working with HDL FIFO Classic Module and I've discovered that when I do a reset (to local reset port) , FIFO Number of register entries turns to 1 and the empty signal turns to low level. Are there anything wrong with Classic HDL FIFO module or am I missing something?
NOTE: And HDL code generated does just the descrived above
fifo_sample_count_next <= to_unsigned(16#0001#, 16) WHEN rst /= '0' ELSE
fifo_sample_count + to_unsigned(16#0001#, 16) WHEN (fifo_write_enable AND ( NOT fifo_read_enable)) = '1' ELSE
fifo_sample_count + to_unsigned(16#FFFF#, 16) WHEN (( NOT fifo_write_enable) AND fifo_read_enable) = '1' ELSE
fifo_sample_count;

请先登录，再回答此问题。

回答（1 个）

Kiran Kintali
Kiran Kintali 2023-12-1
Would you be able to share your sample model? You can prune it to just show HDL FIFO block.
Found a relevant report here. Need to investigate further if the issue is identical.
https://www.mathworks.com/support/bugreports/2982578
An update patch is planned for this bug.
  6 个评论
显示 4更早的评论
Kiran Kintali
Kiran Kintali 2023-12-6
The issue is resolved in the latest releases of MATLAB and HDL Coder and is being backported to previous releases. https://www.mathworks.com/support/bugreports/2982578
Do not hesitate to reach out to tech support for the update release information.
Juan Martin de las mulas
Juan Martin de las mulas 2023-12-11
Hi Kiran. I'm using Matlab 2022 version. I wasn't asserting reset and pop at the same time, only set reset, but in any case... thanks!

请先登录，再进行评论。

类别

在 Help Center 和 File Exchange 中查找有关 Code Generation 的更多信息

标签

产品


版本

R2022a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by