Under Reference design parameters, there is ethernet interface instead of JTAG connection .

3 次查看（过去 30 天）

Prashanthi Pathipati 2023-12-11

0
链接

此问题的直接链接

https://ww2.mathworks.cn/matlabcentral/answers/2059004-under-reference-design-parameters-there-is-ethernet-interface-instead-of-jtag-connection

matlab.png

https://in.mathworks.com/help/hdlcoder/ug/ip-core-generation-workflow-without-an-embedded-arm-processor-xilinx-kintex-7-kc705.html

i want to generate HDL IP and implement it on kintex kc705 board ,am not to find jtag connection in hdl work flow advisor ,instead there is ethernet inteface ,while selcting ports why am not able to see external port as an option ,even if we choose axi lite/axi lite how should we code or integrate IP on fpga using microblaze ip in vivado to implement the generated hdl ip for kintex kc705 board.