Prashanthi Pathipati

Last seen: 1 year 前 | 自 2023 起处于活动状态

Followers: 0 Following: 0

排名
178,848
of 298,102

声誉
0

回答接受率
60.0%

收到投票数
0

提问

Under Reference design parameters, there is ethernet interface instead of JTAG connection .
https://in.mathworks.com/help/hdlcoder/ug/ip-core-generation-workflow-without-an-embedded-arm-processor-xilinx-kintex-7-kc705.ht...

1 year 前 | 0 个回答 | 0

个回答

提问

matlab function example or suggestion, so that it will generate hdl code in verilog using non blocking assignments
1.how to code matlab function so that it will generate hdl code in verilog using non blocking assignments,any example?

1 year 前 | 1 个回答 | 0

个回答

提问

hdl generated ip stuck at synthesis part in vivado
i have included the generated matlab hdl generated ip in my vivado block design ,but its been stuck at synthesis part,i have tri...

1 year 前 | 1 个回答 | 0

个回答

提问

I have generated HDL IP in matlab but not able to synthesize the IP In Vivado
generate logic is in initial block ,can anyone suggest me a way to generate sensitive list in the matlab hdl ip

1 year 前 | 1 个回答 | 0

个回答

提问

ip core generation stuck at hdl code generation step
i have to convert function to ip using hdl coder but while converting it stuck at HDL code generation 1.the ouput Q port has 12...

2 years 前 | 1 个回答 | 0

个回答

2 years 前 | 0