SystemC code generation directly from SIMULINK model
16 次查看(过去 30 天)
显示 更早的评论
I have a SIMULINK model designs that have been compiled as generic ASIC HDL. I would like to convert the design to a SystemC model to start presilicon software development.
The references to SystemC generation that I found so far all assumes starting from MATLAB not Simulink https://www.mathworks.com/help/hdlcoder/systemc-code-generation-from-matlab.html Another question posted asked if SystemC can be generated from HDL Verifier. There was no detail on the process except that SIMULINK coder is required. https://www.mathworks.com/matlabcentral/answers/120830-systemc-code-generation-from-the-hdl-verifier?s_tid=sug_su
I would like to know the steps to generated a SystemC modele from an existing Simulink design that has been successful compiled using HDL Coder.
0 个评论
回答(1 个)
Kiran Kintali
2023-12-24
HDL Coder generates Synthesizable VHDL, Verilog and SystemVerilog for a DUT in Simulink model for targeting ASIC/FPGA/SoC workflows.
Currently Synthesizable SystemC / C++ Code Generation for High Level Synthesis (HLS) workflows is only limited to MATLAB workflows. Simulink support is on the future roadmap. Please reach out to tech support with your usecases for Simulink support.
4 个评论
Bhanu
2023-12-27
Hi John,
Using HDL Verifier, you can generate SystemC TLM 2.0 models from Simulink model.
Please find examples below
另请参阅
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!