Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier

4 次查看（过去 30 天）
Avani
Avani 2024-4-29
评论： Kiran Kintali 2024-5-1
Hello Everyone ,
I am referring to link : https://www.mathworks.com/help/hdlcoder/ug/simscape-hil-speedgoat-fpga-io-modules.html,
in which when trying to generate FPGA bitstream for 'gmStateSpaceHDL_sschdlexHalfWaveRectifierEx/Simscape_system/HDL Subsystem' , the simulink doesnot proceed from Section 4.2 , I have waited for around 3hrs and followed all steps mentioned in above link
Kindly help me resolve the issue

请先登录，再回答此问题。

回答（3 个）

Kiran Kintali
Kiran Kintali 2024-4-29
https://www.mathworks.com/help/hdlcoder/ug/simscape-hil-speedgoat-fpga-io-modules.html
What version of synthesis tools AMD/Xilinx Vivado are you using currently?
The demo should work as expected in 23a. Have you also tried using 24a? Is it the same behavior? The screenshot shows you are stuck in Vivado bitstream step; it may unlikely be an issue on the HDL Coder side.
Avani
Avani 2024-5-1
As i am using 23a, vivado version applicable is 2022.1 , but if I use Vivado 2020.2, does it has any impact while generating Bitstream. Because previously I was able to generate few bitstreams using this same procedure and same versions
Kiran Kintali
Kiran Kintali 2024-5-1
Can you reach out to tech support? I am not sure if this could be Vivado version related issue.

类别

在 Help Center 和 File Exchange 中查找有关 Xilinx FPGA and SoC Devices 的更多信息

标签

产品


版本

R2023a

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!

Translated by