Not able to Build FPGA BitStream for Simscape example model Half Wave Rectifier
2 次查看(过去 30 天)
显示 更早的评论
Hello Everyone ,
I am referring to link : https://www.mathworks.com/help/hdlcoder/ug/simscape-hil-speedgoat-fpga-io-modules.html,
in which when trying to generate FPGA bitstream for 'gmStateSpaceHDL_sschdlexHalfWaveRectifierEx/Simscape_system/HDL Subsystem' , the simulink doesnot proceed from Section 4.2 , I have waited for around 3hrs and followed all steps mentioned in above link
![](https://www.mathworks.com/matlabcentral/answers/uploaded_files/1682171/image.png)
Kindly help me resolve the issue
0 个评论
回答(3 个)
Kiran Kintali
2024-4-29
What version of synthesis tools AMD/Xilinx Vivado are you using currently?
The demo should work as expected in 23a. Have you also tried using 24a? Is it the same behavior? The screenshot shows you are stuck in Vivado bitstream step; it may unlikely be an issue on the HDL Coder side.
0 个评论
Kiran Kintali
2024-5-1
Can you reach out to tech support? I am not sure if this could be Vivado version related issue.
2 个评论
另请参阅
类别
在 Help Center 和 File Exchange 中查找有关 Hardware-in-the-Loop Simulation with Simulink Real-Time 的更多信息
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!